 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| is61qdpb4 1 m18a/a1/a2 is61qdpb4 512 36a/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 1 1mx18 , 512kx36 18m b quadp (burst 4 ) synchronous sram (2.5 cycle read latenc y) features ? 512kx36 and 1mx18 configuration available. ? on - chip delay - locked l oop (dll) for wide data valid window. ? separate independent read and write ports with concurrent read and write operations. ? synchronous pipeline read with late write operation. ? double data r ate (ddr) interface for read and write input ports. ? 2.5 cycle read latency. ? fixed 4 - bit burst for read and write operations. ? clock stop support. ? two input clocks (k an d k#) for address and control registering at rising edges only. ? two echo clocks (cq and cq#) that are delivered simultaneously with data. ? data valid pin (qvld). ? +1.8v core power supply and 1.5, 1.8v vddq, used with 0.75, 0.9v vref. ? hstl input and output in terface . ? registered addresses, write and read controls, byte writes, data in, and data outputs. ? full data coherency. ? boundary scan using limited set of jtag 1149.1 functions. ? byte write capability. ? fine ball grid array (fbga) package: 1 3 mmx1 5 mm and 15mmx17 mm body size 165 - ball (11 x 15) array ? programmable impedance output drivers via 5x user - supplied precision resistor. ? odt (on die termination) feature is supported optionally on data input, k/k#, and bw x # . ? the end of top mark (a/a1/a2) is to define options. IS61QDPB451236A : dont care odt function and pin connection IS61QDPB451236A 1 : option1 IS61QDPB451236A 2 : option2 refer to more detail description at page 6 for each odt option. description the 18m b is61qdpb451236 a/a1/a2 and is61qdpb41m18 a/a1/a2 are synchronous, high - performance cmos static random access memory (sram) devices. these srams have separate i/os, eliminating the need for high - speed bus turnaround. the rising edge of k clock initiates the read/write operation, and all internal operations are self - timed. refer to the timing reference diagram for truth table for a description of the basic operations of these quadp (burst of 4) srams. read and write addresses are registered on alternating rising edges of the k clock. r eads and writes are performed in double data rate. the following are registered internally on the rising edge of the k clock: ? read/write address ? read enable ? write enable ? byte writes for burst addresses 1 and 3 ? data - in for burst addresses 1 and 3 the foll owing are registered on the rising edge of the k# clock: ? byte writes for burst addresses 2 and 4 ? data - in for burst addresses 2 and 4 byte writes can change with the corresponding data - in to enable or disable writes on a per - byte basis. an internal write b uffer enables the data - ins to be registered one cycle after the write address. the first data - in burst is clocked one cycle later than the write command signal, and the second burst is timed to the following rising edge of the k# clock. two full clock cycl es are required to complete a write operation. during the burst read operation , the data - outs from the first and third bursts are updated from output registers of the third and fourth rising edges of the k# clock (starting 2.5 cycles later after read comm and). the data - outs from the second and fourth bursts are updated with the fourth and fifth rising edges of the k clock where the read command receives at the first rising edge of k. two full clock cycles are required to complete a read operation. the de vice is operated with a single +1.8v power supply and is compatible with hstl i/o interfaces. novem ber 2014 copyright ? 2014 integrated silic on solution, inc. all rights reserved. issi reserves the right to make changes to this specification and its products at any time without no tice. issi assumes no liability arising out of the application or use of any information, products or services descr ibed herein. customers are advised to obtain the latest version of this device spec ification before relying on any published information and before placing orders for products. integrated silicon solution, inc. does not recommend the use of any of its pro ducts in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. pr oducts are not authorized for use in such ap plications unless integrated silicon solution, inc. receives written assurance to its satisfaction, that: a.) the risk of injury or damage has been minimized; b.) the user assume all such risks; and c.) potential liability of integrated silicon solution, i nc is adequately protected under the circumstances
is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 2 package ballout and description x36 fbga ball ballout (top view) 1 2 3 4 5 6 7 8 9 10 11 a cq# nc/sa 1 nc/sa 1 w# bw 2 # k# bw 1 # r# nc/sa 1 nc/sa 1 cq b q27 q 18 d18 sa bw 3 # k bw 0 # sa d17 q17 q8 c d27 q28 d19 v ss sa nc sa v ss d16 q7 d8 d d28 d20 q19 v ss v ss v ss v ss v ss q16 d15 d7 e q29 d29 q20 v ddq v ss v ss v ss v ddq q15 d6 q6 f q30 q21 d21 v ddq v dd v ss v dd v ddq d14 q14 q5 g d30 d22 q22 v ddq v dd v ss v dd v ddq q13 d13 d5 h doff# v ref v ddq v ddq v dd v ss v dd v ddq v ddq v ref zq j d31 q31 d23 v ddq v dd v ss v dd v ddq d12 q4 d4 k q32 d32 q23 v ddq v dd v ss v dd v ddq q12 d3 q3 l q33 q24 d24 v ddq v ss v ss v ss v ddq d11 q11 q2 m d33 q34 d25 v ss v ss v ss v ss v ss d10 q1 d2 n d 34 d26 q25 v ss sa sa sa v ss q10 d9 d1 p q35 d35 q26 sa sa qvld sa sa q9 d0 q0 r tdo tck sa sa sa odt sa sa sa tms tdi the following balls are reserved for higher densities: 9a for 36mb, 3a for 72mb, 10a for 144mb, and 2a for 288mb. x18 fbga ball ballout (top view) 1 2 3 4 5 6 7 8 9 10 11 a cq# nc/sa 1 nc/sa 1 w# bw 1 # k# nc/sa 1 r# sa nc/sa 1 cq b nc q9 d9 sa nc k bw 0 # sa nc nc q8 c nc nc d10 v ss sa nc sa v ss nc q7 d8 d nc d11 q10 v ss v ss v ss v ss v ss nc nc d7 e nc nc q11 v ddq v ss v ss v ss v ddq nc d6 q6 f nc q12 d12 v ddq v dd v ss v dd v ddq nc nc q5 g nc d13 q13 v ddq v dd v ss v dd v ddq nc nc d5 h doff# v ref v ddq v ddq v dd v ss v dd v ddq v ddq v ref zq j nc nc d14 v ddq v dd v ss v dd v ddq nc q4 d4 k nc nc q14 v ddq v dd v ss v dd v ddq nc d3 q3 l nc q15 d15 v dd q v ss v ss v ss v ddq nc nc q2 m nc nc d16 v ss v ss v ss v ss v ss nc q1 d2 n nc d17 q16 v ss sa sa sa v ss nc nc d1 p nc nc q17 sa sa qvld sa sa nc d0 q0 r tdo tck sa sa sa odt sa sa sa tms tdi note s: 1. the following balls are reserved for higher densit ies: 3a for 36mb, 10a for 72mb, 2a for 144mb , and 7a for 288mb. is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 3 ball description symbol type description k, k# input input clock: this input clock pair registers address and control inputs on the rising edge of k, and registers data on the rising edge of k and the rising edge of k # . k # is ideally 180 degrees out of phase with k. all synchronous inputs must meet setup and hold times around the clock rising edges. these balls cannot remain vref level. cq, cq# output synchronous echo clock outputs: the edges of th ese outputs are tightly matched to the synchronous data outputs and can be used as a data valid indi cation. these signals are free running clocks and do not stop when q tri - states. doff# input dll disable and reset input : when low , this input causes the dll to be bypassed and reset the previous dll information. when high, dll will start operating and lock the frequency after tck lock time. the device behaves in one read latency mode when the dll is turned off. in this mode, the device can be operated at a frequency of up to 167 mhz . qvld output valid output indicator: the q valid indicates valid output data. qvld is edge aligned with cq and cq # . sa input synchronous address inputs: these inputs are registered and must meet the setup and hold times around the rising edge of k . these inputs are ignored when device is deselected. d0 - d n input synchronous data inputs: input data must meet setup and hold times ar ound the rising edges of k and k # during write operations. see ball configuration figures for bal l site location of individual signals. the x 18 device uses d0~d17. d18~d35 should be treated as nc pin. the x 36 device uses d0~d35. q0 - q n output synchronous data outputs: output data is synchronized to the respective c q and c q # , or to the respective k a nd k # if c and /c are tied to high. this bus operates in response to r # commands. see ball configuration figures for ball site location of individual signals. the x 18 device uses q0~q17. q18~q35 should be treated as nc pin. the x 36 device uses q0~q35. w# input synchronous write: when low, this input causes the address inputs to be registered and a write cycle to be initiated. this input must meet setup and hold times around the rising edge of k . r# input synchronous read: when low, this input causes the a ddress inputs to be registered and a read cycle to be initiated. this input must meet setup and hold times around the rising edge of k . bw x # input synchronous byte writes: when low, these inputs cause their respective byte to be registered and written dur ing write cycles. these signals are sampled on the same edge as the corresponding data and must meet setup and hold times ar ound the rising edges of k and # k for each of the two rising edges comprising the write cycle. see write truth table for signal to d ata relationship. v ref input reference hstl input reference voltage: nominally vddq/2, but may be adjusted to improve system noise margin. provides a reference voltage for the hstl input buffers. v dd supply power supply: 1.8 v nominal. see dc characteris tics and operating conditions for range. v ddq supply power supply: isolated output buffer supply. nominally 1.5 v. see dc characteristics and operating conditions for range. v ss supply ground zq input output impedance matching input: this input is used to tune the device outputs to the system data bus impedance. q and cq output impedance are set to 0.2 x rq, where rq is a resistor from this ball to ground. this ball can be connected directly to vddq, which enables the minimum impedance mode. this ball cann ot be connected directly to vss or left unconnected. in odt (on die termination) enable devices, the odt termination values tracks the value of rq. the odt range is selected by odt control input. tms, tdi, tck input ieee1149.1 input pins for jtag . tdo ou t put ieee1149.1 out put pins for jtag . nc n/a no connect: these signals should be left floating or connected to ground to improve package heat dissipation. odt input odt control; refer to sram features for the details. is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 4 sram features description block d iagram note: numerical values in parentheses refer to the x18 device configuration. read operations the sram operates continuously in a burst - of - four mode. read cycles are started by registering r # in active low state at t he rising edge of the k clock. r # can be activated every other cycle because two full cycles are required to complete the burst of four in ddr mode. a set of free - running echo clocks, cq and cq # , are produced internally with timings identical to the data - o uts. the echo clocks can be used as data capture clocks by the receiver device. the data corresponding to the first address is clocked two and half cycles later by the rising edge of the k # clock. the data corresponding to the second burst is clocked thre e cycles later by the following rising edge of the k clock. the third data - out is clocked by the subsequent rising edge of the k # clock, and the fourth data - out is clocked by the subsequent rising edge of the k clock. a nop operation (r # is high) does no t terminate the previous read. write operations write operations can also be initiated at every other rising edge of the k clock whenever w # is low. the write address is provided simultaneously. again, the write always occurs in bursts of four. the write data is provided in a late write mode; that is, the data - in corresponding to the first address of the burst, is presented one cycle later or at the rising edge of the following k clock. the data - in corresponding to the second write burst address follows next, registered by the rising edge of k # . the third data - in is clocked by the subsequent rising edge of the k clock, and the fourth data - in is clocked by the subsequent rising edge of the k # clock. d a t a r e g i s t e r a d d r e s s r e g i s t e r c o n t r o l l o g i c d ( d a t a - i n ) 3 6 ( 1 8 ) 1 7 ( 1 8 ) a d d r e s s 4 ( 2 ) r # w # b w x # c l o c k g e n e r a t o r d o f f # k k # 5 1 2 k x 3 6 ( 1 m x 1 8 ) m e m o r y a r r a y w r i t e d r i v e r a d d r e s s d e c o d e r s e n s e a m p l i f i e r s s e l e c t o u t p u t c o n t r o l o u t p u t r e g i s t e r 1 7 ( 1 8 ) 7 2 ( 3 6 ) 7 2 ( 3 6 ) 7 2 ( 3 6 ) 7 2 ( 3 6 ) 7 2 ( 3 6 ) 1 4 4 ( 7 2 ) o u t p u t s e l e c t 3 6 ( 1 8 ) q ( d a t a - o u t ) q v l d c q , c q # ( e c h o c l o c k s ) 2 o u t p u t d r i v e r 3 6 ( 1 8 ) q v l d c q , c q # ( e c h o c l o c k s ) 2 is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 5 the data - in provided for writing is initially kept in wr ite buffers. the information in these buffers is written into the array on the third write cycle. a read cycle to the last two write addresses produces data from the write buffers. the sram maintains data coherency. during a write, the byte writes indep endently control which byte of any of the four burst addresses is written (see x18/x36 write truth tables and timing reference diagram for truth table ). whenever a write is disabled (w # is high at the rising edge of k), data is not written into the memor y. rq programmable impedance an external resistor, rq, must be connected between the zq pin on the sram and v ss to enable the sram to adjust its output driver impedance. the value of rq must be 5x the value of the intended line impedance driven by the sram . for example, an rq of 250 results in a driver impedance of 50. the allowable range of rq to guarantee impedance matching is between 175 and 350 at v ddq =1.5v . the rq resistor should be placed less than two inches away from the zq ball on the sram modu le. the capacitance of the loaded zq trace must be less than 7.5 pf. the zq pin can also be directly connected to v ddq to obtain a minimum impedance setting. zq should not be connected to v ss . p rogrammable impedance and power - up requirements periodic readj ustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in su pply voltage and temperature. during power - up, the driver impedance is in the middle of allowable impedances values. the final impedance value is achiev ed within 1024 clock cycles. depth expansion separate input and output ports enable easy depth expansion, as each port can be selected and deselected independently. read and write operations can occur simultaneously without affecting each other. also, all pending read and write transactions are always completed prior to deselecting the corresponding port. valid data indicator (qvld) a data valid pin (qvld) is available to assist in high - speed data output capture. this output signal is edge - aligned with the echo clock and is asserted high half a cycle before valid read data is available and asserted low half a cycle before the final valid read data arrives. delay lock ed loop ( dll ) delay lock ed loop (dll) is a new system to align the output data coincident wit h clock rising or falling edge to enhance the output valid timing characteristics . it is locked to the clock frequency and is constantly adjusted to match the clock frequency . t herefore device can have stable output over the temperature and voltage variati on . dll has a limitation of locking range and jitter adjustment which are specified as tkhkh and tkcvar respectively in the ac timing characteristics. in order to turn this feature off, applying logic low to the doff# pin will bypass this . in the dll off mode, the device behaves wi th one cycle latency and a longer access time which is known in ddr - i or legacy quad mode. the dll can also be reset without power down by toggling doff# pin low to high or stopping the input clocks k and k# for a minimum of 30n s.(k and k# must be stayed either at higher than vih or lower than vil level. remaining vref is not permitted.) dll reset must be issued when power up or when clock frequ ency changes abruptly . after dll being reset, it gets locked after 2048 cycles of stab le clock. is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 6 odt (on die termination) on die termination (odt) is a feature t hat allows a sram to change input resistive termination condition by odt pin which function can have three status, high, low, and floating. each status can have different odt termi nation value that tracks the value of rq (refer to the table of fig1 ) and odt of quadp is always turned on during the read and write function after odt level to connect with odt resistor is forced. fig 1 . functional representation of odt notes 1. allowable range of rq to guarantee impedance matching a tolerance of 20% is 175 ? is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 8 sequence3. /doff is controlled but goes high before clock being stabl e. because dll has a risk to be locked with the unstable clock, dll needs to be reset and locked with the stable input. a) k - stop to reset. if k or k# stays at vih or vil for more than 30ns, dll will be reset and ready to re - lock. in tkc - lock period, dl l will be locked with a new stable value. device can be ready for normal operation after that. note) all inputs including clocks must be either logically high or low during power on stage. timing above shows only one of cases. a) /doff low to reset. if /doff toggled low to high, dll will be reset and ready to re - lock. in tkc - lock period, dll will be locked with a new stable value. device can be ready for normal operation after that. note) applying dll reset sequences (sequence 3a, 3 b) are also required when operating frequency is changed without power off. note) all inputs including clocks must be either logically high or low during power on stage. timing above shows only one of cases. > 30ns >tkc - lock for device initialization > tdofflowtoreset >tkc - lock for device initialization power on stage unstable clock period k-stop stable clock period read to use k k# doff# vdd vddq vref vin power on stage unstable clock period doff reset dll stable clock period read to use k k# doff# vdd vddq vref vin is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 9 application example s r a m # 1 s a d r # w # b w x # k k # q c q c q # z q r q = 2 5 0 s r a m # 4 s a d r # w # b w x # k k # q c q c q # z q r q = 2 5 0 d a t a - i n d a t a - o u t a d d r e s s s r a m # 1 c q i n p u t s r a m # 1 c q # i n p u t s r a m # 4 c q i n p u t s r a m # 4 c q # i n p u t r e a d c o n t r o l w r i t e c o n t r o l b y t e w r i t e c o n t r o l s o u r c e c l k s o u r c e c l k # m e m o r y c o n t r o l l e r v t v t v t r r r = 5 0 r v t = v r e f r r is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 10 state diagram notes: 1. internal burst counter is fixed as four - bit linear; that is when first address is a0+0, next internal burst addresses are a0+1, a0+2, and a0+3 2. read refers to read active status with r # = low . read # refers to read inactive status with r # = high . 3. write refers to write active status with w # = low . write # refers to write inactive status with w # = high . 4. the read and write state machines can be active simultaneously. 5. state machine control timing se quence is controlled by k. p o w e r - u p r e a d n o p w r i t e n o p l o a d n e w r e a d a d d r e s s d c o u n t = 0 l o a d n e w w r i t e a d d r e s s d c o u n t = 0 d d r r e a d d c o u n t = d c o u n t + 1 d d r w r i t e d c o u n t = d c o u n t + 1 i n c r e m e n t r e a d a d d r e s s i n c r e m e n t w r i t e a d d r e s s r e a d # w r i t e # r e a d w r i t e r e a d d c o u n t = 2 w r i t e d c o u n t = 2 a l w a y s a l w a y s r e a d d c o u n t = 1 w r i t e d c o u n t = 1 a l w a y s a l w a y s w r i t e # d c o u n t = 2 r e a d # d c o u n t = 2 is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 11 timing reference diagram for truth table the timing reference diagram for truth table is helpful in understanding the clock and write truth tables , as it shows the cycle relationship between clocks, address, data in, data out, and control signals . read command is issued at the beginning of cycle t. write command is issued at the beginning of cycle t+1. d b d b + 1 d b + 2 d b + 3 q a t + 1 t t + 2 t + 3 t + 4 t + 5 a b c y c l e k c l o c k k # c l o c k r # w # b w x # a d d r e s s d a t a - i n d a t a - o u t q v l d c q c l o c k c q # c l o c k 2 . 5 c y c l e r e a d l a t e n c y q a + 1 q a + 2 q a + 3 t c h q v t q v l d t q v l d is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 12 clock truth table (use the following table with the timing reference diagram for truth table . ) mode clock controls data in data out k r # w # d b d b+1 d b+2 d b+3 q a q a+1 q a+2 q a+3 stop clock stop x x previous state previous state previous state previous state previous state previous state previous state previous state no operation (nop) l h h h x x x x high - z high - z high - z high - z read a l h l x x x x x d out at k # (t+2.5) d out at k (t+3.0) d out at k # (t+3.5) d out at k (t+4.0) write b l h x l d in at k (t+2 .0) d in at k# (t+2 .5) d in at k (t+3 .0) d in at k # (t+3 .5) x x x x notes: 1. intern al burst counter is always fixed as four - bit. 2. x = dont care; h = logic 1; l = logic 0. 3. a read operation is started when control signal r is active low 4. a write operation is started when control signal w is active low. 5. before entering into stop clock , all pending read and write commands must be completed. 6. consecutive read or write operations can be started only at every other k clock rising edge. if two read or write operations are issued in consecutive k clock rising edges, the second one will be ign ored. 7. if both r # and w # are active low after a nop operation, the write operation will be ignored. 8. for timing definitions, refer to the ac timing characteristics t able . signals must meet ac specifications at timings indicated in parenthesis with respect to switching clocks k and k #. x18 write truth table (use the following table with the timing reference diagram for truth table .) operation k (t+2 .0) k # (t+2 .5) k (t+3 .0) k # (t+3 .5) bw 0 # bw 1 # d b d b+1 d b+2 d b+3 write byte 0 l h l h d0 - 8 (t+2 .0) write byte 1 l h h l d9 - 17 (t+2 .0) write all bytes l h l l d0 - 17 (t+2 .0) abort write l h h h don't care write byte 0 l h l h d0 - 8 (t+2 .5) write byte 1 l h h l d9 - 17 (t+2 .5) write al l bytes l h l l d0 - 17 (t+2 .5) abort write l h h h don't care write byte 0 l h l h d0 - 8 (t+3 .0) write byte 1 l h h l d9 - 17 (t+3 .0) write all bytes l h l l d0 - 17 (t+3 .0) abort write l h h h don't care wri te byte 0 l h l h d0 - 8 (t+3 .5) write byte 1 l h h l d9 - 17 (t+3 .5) write all bytes l h l l d0 - 17 (t+3 .5) abort write l h h h don't care notes: 1. for all cases, w # needs to be active low during the rising edge of k occurrin g at time t. 2. for timing definitions refer to the ac timing characteristics table. signals must meet ac specifications with respect to switching clocks k and k # . is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 13 x36 write truth table (use the following table with the timing reference diagram for truth tab le .) operation k (t+2 .0) k # (t+2 .5) k (t+3 .0) k # (t+3 .5) bw 0 # bw 1 # bw 2 # bw 3 # d b d b+1 d b+2 d b+3 write byte 0 l h l h h h d0 - 8 (t+2 .0) write byte 1 l h h l h h d9 - 17 (t+2 .0) write byte 2 l h h h l h d18 - 26 (t+2 .0) write byte 3 l h h h h l d27 - 35 (t+2 .0) write all bytes l h l l l l d0 - 35 (t+2 .0) abort write l h h h h h don't care write byte 0 l h l h h h d0 - 8 (t+2 .5) write byte 1 l h h l h h d9 - 17 (t+2 .5) write byte 2 l h h h l h d18 - 26 (t+2 .5) write byte 3 l h h h h l d27 - 35 (t+2 .5) write all bytes l h l l l l d0 - 35 (t+2 .5) abort write l h h h h h don't care write byte 0 l h l h h h d0 - 8 (t+3 .0) write byte 1 l h h l h h d9 - 17 (t+3 .0) write byte 2 l h h h l h d18 - 26 (t+3 .0) write byte 3 l h h h h l d27 - 35 (t+3 .0) write all by tes l h l l l l d0 - 35 (t+3 .0) abort write l h h h h h don't care write byte 0 l h l h h h d0 - 8 (t+3 .5) write byte 1 l h h l h h d9 - 17 (t+3 .5) write byte 2 l h h h l h d18 - 26 (t+3 .5) write byte 3 l h h h h l d27 - 35 (t+3 .5) write all bytes l h l l l l d0 - 35 (t+3 .5) abort write l h h h h h don't care notes: 1. for all cases, w # needs to be active low during the rising edge of k occurring at time t. 2. for timing definitions refer to the ac timin g characteristics table. signals must meet ac specifications with respect to switching clocks k and k # . is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 14 electrical specifications absolute maximum ratings parameter symbol min max units power supply voltage v dd ? 0. 5 2.9 v i/o power supply voltage v ddq ? 0.5 2.9 v dc input voltage v in ? 0.5 v dd + 0.3 v data out voltage v dout ? 0.5 2.6 v junction temperature t j - 110 c storage temperature t stg ? 55 + 125 c note: stresses greater than those listed in this table can cause permanent damage to the device. thi s is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this datasheet is not implie d. exposure to absolute maximum rating conditions for extended periods may af fect reliability. operating temperature range temperature range symbol min max units commercial t a 0 +70 c industrial t a ? 40 +85 c dc electrical characteristics (over the operating temperature range, v dd =1.8v 5% ) parameter symbol min max units notes x36 average power supply operating current (i out =0, v in =v ih or v il ) i dd 22 i dd2 5 i dd 30 i dd 33 ? 620 580 560 520 ma 1 ,2 x18 average power supply operating current (i out =0, v in =v ih or v il ) i dd 22 i dd2 5 i dd 30 i dd 33 ? 570 53 0 51 0 47 0 ma 1 ,2 power supply standby current (r#=v ih , w#=v ih . all other inputs=v ih or v i l , i ih =0) i sb 22 i sb 25 i sb 30 i sb 33 ? 29 0 28 0 27 0 26 0 ma 1 ,2 input leakage current ( 0 v in v d dq for all input balls except v ref , zq, tck, tms, tdi ball) i li ? 2 +2 a 3, 4 output leakage current ( 0 v out v d dq for all output balls except tdo ball; output must be disabled. ) i lo ? 2 +2 a output high level voltage (i oh = ? 100ua, nominal zq) v oh v ddq ? 0. 2 v ddq v output low level voltage (i ol = 100ua, nominal zq) v ol v ss v ss +0. 2 v notes: 1. iout = chip output current. 2. the numeric suffix indicates the part operating at speed, as indicated in ac timing characteristics table (that is, i dd25 in dicates 2.5ns cycle time). 3. odt must be disabled . 4. balls with odt and doff# do not follow this spec, i li = 100ua . is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 15 recommended dc operating conditions ( over the operating temperature range) parameter symbol min typical max units notes supply voltage v dd 1. 8 C 5% 1. 8 1.8+5% v 1 output driver supply voltage v ddq 1.4 1.5 v dd v 1 input high voltage v ih v ref +0.1 - v ddq +0.2 v 1, 2 input low voltage v il C 0.2 - v ref C 0.1 v 1, 3 input reference voltage v ref 0.68 0.75 0.95 v 1, 5 clock signal voltage v in - clk C 0.2 - v ddq +0.2 v 1, 4 notes: 1. all voltages are referenced to v ss . all v dd , v ddq , and v ss pins must be connected. 2. v ih (m ax) ac = see 0vershoot and undershoot timings . 3. v il (m in) ac = see 0vershoot and undershoot timings . 4. v in - clk specifies the maximum allowable dc excursions of each clock (k and k # ). 5. peak - to - peak ac component superimposed on v ref may not exceed 5% of v ref . overshoot and undershoot timings 2 0 % m i n c y c l e t i m e v d d q v d d q + 0 . 6 v v i h ( m a x ) a c o v e r s h o o t t i m i n g 2 0 % m i n c y c l e t i m e g n d g n d - 0 . 6 v v i l ( m i n ) a c u n d e r s h o o t t i m i n g is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 16 typical ac input characteristics parameter symbol min max units notes ac input l ogic high v ih ( ac ) v ref + 0.2 v 1 , 2, 3, 4 ac input logic low v il ( ac ) v ref C 0.2 v 1, 2, 3, 4 clock input logic high v ih - clk ( ac ) v ref + 0.2 v 1, 2, 3 clock input logic low v il - clk ( ac ) v ref C 0.2 v 1, 2, 3 notes: 1. the peak - to - peak ac component superimpose d on v ref may not exceed 5% of the dc component of v ref . 2. performance is a function of v ih and v il levels to clock inputs. 3. see the ac input definition diagram. 4. see the ac input definition diagram. the signals should swing monotonically with no steps rail - to - rail with input signals never ringing back past v ih (ac) and v il (ac) during the input setup and input hold window. v ih (ac) and v il (ac) are used for timing purposes only. ac input definition pbga thermal characteristics par ameter symbol 13x15 bga 15x17 bga units thermal resistance ( junction to ambient at airflow = 1m/s) r ja 19.6 18.0 c/w thermal resistance ( junction to pins ) r jb 4.02 3.30 c/w thermal resistance ( junction to case ) r jc 4.53 4.20 c/w note: these para meter s are guaranteed by design and tested by a sample basis only. k # v r e f k v r a i l v i h ( a c ) v r e f v i l ( a c ) v - r a i l s e t u p t i m e h o l d t i m e is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 17 pin capacitance parameter symbol test condition max units input or output capacitance except d and q pins c in , c o 5 pf d and q capacitance ( d0 C d x, q0 - qx ) c dq 6 pf clocks capacitance (k, k, c, c) c clk 4 pf note: these parameter s are guaranteed by design and tested by a sample basis only. programmable impedance output driver dc electrical characteristics (over the operating temperature range , v dd =1.8v 5%, v ddq = 1.5v/1.8v ) parameter symbol min max units notes output logic high voltage v oh v ddq / 2 - 0.12 v ddq /2 + 0.12 v 1, 3 output logic low voltage v ol v ddq /2 - 0.12 v ddq /2 + 0.12 v 2, 3 notes: 1. 2. for : 3. parameter tested with rq= 250 and v ddq = 1.5v ac test conditions (over the operating temperature range, v dd =1.8v 5% ) parameter symbol conditions units notes output drive power supply voltage v ddq 1.5 v 2 inpu t logic high voltage v ih 1.25 v input logic low voltage v il 0.25 v input reference voltage v ref 0.75 v input rise time t r 2 v/ ns input fall time t f 2 v/ ns output timing reference level v ddq /2 v clock reference level 0.75 v output load condi tions 1, 2 note s : 1. see ac test loading. 2. parameters are tested with rq=250 and vddq=1.5v, but issi devices are able to support v ddq =1.4v to v dd ? ? ? ? ? ? ? ? ? ? ? ? ? 5 rq 2 v | i | ddq oh ? ? ? ? ? ? ? ? ? ? ? ? ? 5 rq 2 v | i | ddq ol is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 18 ac test loading (a) unless otherwise noted, ac test loading assume this condition. (b) tchqz and tchqx1 are specified w ith 5pf load capacitance and measured when transition occurs 100mv from the steady state voltage. (c)tdo 5 0 v r e f t e s t c o m p a r a t o r o u t p u t 5 0 v r e f v r e f 1 0 0 m v t e s t c o m p a r a t o r 5 0 5 p f v r e f o u t p u t v r e f t e s t c o m p a r a t o r o u t p u t 5 0 2 0 p f 5 0 v r e f is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 19 ac timing characteristics (over the operating temperature range, v dd =1.8v 5%, v ddq = 1.5v/ 1.8v ) parameter symbol 22 (450mhz) 25 (400mhz) 30 ( 333 mhz) 33 (300mhz) units notes min max min max min max min max clock clock cycle time (k, k#) tkhkh 2.2 8.40 2.50 8.40 3.00 8.4 3.33 8.4 ns clock phase jitter (k, k#) tkc v ar 0. 15 0. 20 0.3 0.3 ns 4 clock high time (k, k#) tkhkl 0.4 0.4 0.4 0.4 cycle clock low time (k, k#) tklkh 0.4 0.4 0.4 0.4 cycle clock to clock# (k, k#) tkhk#h 0.99 1.10 1.35 1.50 ns dll lock time (k) tkc lock 2048 2048 2048 2048 cycles 5 doff low period to dll reset tdofflowtoreset 5 5 5 5 ns k static to dll reset tkcreset 30 30 30 30 ns output times k, k# high to output valid tchqv 0.45 0.45 0.45 0.45 ns k, k# high to output hold tchqx - 0. 45 - 0.4 5 - 0.45 - 0.45 ns k, k# high to echo clock valid tchcqv 0.45 0.45 0.45 0.45 ns k, k# high to echo clock hold tchcqx - 0. 45 - 0.45 - 0.45 - 0.45 ns cq, cq# high to output valid tcqhqv 0. 2 0. 2 0.25 0.27 ns 6 cq, cq# high to output hold tcqhq x - 0. 2 - 0. 2 - 0.25 - 0.27 ns 6 k, high to output high - z tchqz 0.45 0.45 0.45 0.45 ns k, high to output low - z tchqx1 - 0. 45 - 0.45 - 0.45 - 0.45 ns cq, cq# high to qvld valid tqvld - 0.20 0.20 - 0.20 0.20 - 0.25 0.25 - 0.27 0.27 ns setup times address valid to k rising edge tavkh 0. 30 0. 40 0.4 0 0.4 0 ns r#,w# c ontrol input s valid to k rising edge tivkh 0. 30 0. 40 0.4 0 0.4 0 ns 2 bw x # c ontrol inputs valid to k rising edge tivkh 2 0.2 5 0.2 8 0.3 0 0.3 0 ns 2 data - in valid to k, k# rising edge tdvkh 0.2 5 0.2 8 0.3 0 0.3 0 ns hold times k rising edge to address hold tkhax 0. 30 0. 40 0.4 0 0.4 0 ns 2 k rising edge to r#,w# control inputs hold tkhix 0. 30 0. 40 0.4 0 0.4 0 ns 2 k rising edge to bw x # control inputs hold tkhix 2 0.2 5 0.2 8 0.3 0 0.3 0 ns k, k# rising edge to data - in hold tkhdx 0.2 5 0.2 8 0.3 0 0.3 0 ns notes: 1. all address inputs must meet the specified setup and hold times for all latching clock edges. 2. control si g nal s are r # , w # , bw 0 # , bw 1 # and (bw 2 # , bw 3 # for x36) 3. to avoid bus contention, at a given voltage and temperature tchqx1 is bigger than tchqz. the specs as shown do not imply bus contention because tchqx1 is a min parameter that is worst case at totally different test conditions (0 c, 1.9 v) than tchqz, which is a max parameter (worst case at 70 c, 1.7v) it is not possible for two srams on the same board to be at such different voltage and temperature . 4. clock phase jitter is the variance from clock rising edge to the next expected clock risi ng edge. 5. v dd slew rate must be less than 0.1v dc per 50ns for dll lock retention. dll lock time begins once v dd and input clock are stable. 6. the data sheet parameters reflect tester guard bands and test setup variations . is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 20 read and deselect cycles timing dia gram notes: 1. q1 - 0 , q1 - 1 , q1 - 2 , and q1 - 3 refer to the output from address a1 , internal b urst counter will assign them separately . 2. outputs are disabled one cycle after nop. q 1 - 0 a 1 a 2 k c l o c k k # c l o c k r # a d d r e s s ( s a ) d a t a - o u t ( q ) q v l d c q c q # 1 2 3 4 5 6 7 r e a d r e a d n o p n o p t k h k h 2 . 5 c y c l e r e a d l a t e n c y t q v l d 8 9 t k h k l t k l k h t k h k h t a v k h t k h a x t i v k h t k h i x t q v l d t c h q v t c h q x t c h q x 1 t c h q z t c h c q x t c h c q v t c q h q x t c q h q v u n d e f i n e d d o n t c a r e n o p q 1 - 1 q 1 - 2 q 1 - 3 q 2 - 0 q 2 - 1 q 2 - 2 q 2 - 3 is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 21 write and nop timing diagram notes: 1. d 1 - 0 , d 1 - 1 , d 1 - 2 , and d 1 - 3 refer to the output from address a1 , internal b urst counter will assign them separately . 2. b1 - 0 refers to all bwx # byte controls for d1 - 0 . b1 - 1 , b1 - 2 , and b1 - 3 refer to all bwx # byte controls for d1 - 1 , d1 - 2 , and d1 - 3 respectively. 3. b2 - 0 refers to all bwx # byte controls f or d 2 - 0 . b2 - 1 , b2 - 2 , and b2 - 3 refer to all bwx # byte controls for d2 - 1 , d2 - 2 , and d2 - 3 respectively. d 1 - 0 a 1 a 2 k c l o c k k # c l o c k w # a d d r e s s ( s a ) d a t a - i n ( d ) 1 2 3 4 5 6 7 w r i t e w r i t e n o p n o p t k h k h 8 9 t k h k l t k l k h t k h k h d 1 - 1 d 1 - 2 d 1 - 3 d 2 - 0 d 2 - 1 d 2 - 2 d 2 - 3 t a v k h t k h a x t i v k h t k h i x u n d e f i n e d d o n t c a r e n o p t d v k h t k h d x b w x # b 1 - 0 b 1 - 1 b 1 - 2 b 1 - 3 b 2 - 0 b 2 - 1 b 2 - 2 b 2 - 3 t i v k h 2 t k h i x 2 is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 22 read, write, and nop timing diagram notes: 1. if address a3 = a2, data q3 - 0 = d2 - 0 , data q3 - 1 = d2 - 1 , data q3 - 2 = d2 - 2 , data q3 - 3 = d2 - 3 . write data is forwarded immediately as read results. 2. b1 - 0 refers to all bwx # byte controls for d1 - 0 . b1 - 1 , b1 - 2 , and b1 - 3 refer to all bwx # byte controls for d1 - 1 , d1 - 2 , and d1 - 3 respectively . 3. b2 - 0 refers to all bwx # byte controls for d 2 - 0 . b2 - 1 , b2 - 2 , and b2 - 3 refer to all bwx # byte controls for d2 - 1 , d2 - 2 , and d2 - 3 respectively. 4. outputs are disabled one cycle after a nop. a 1 a 3 k c l o c k k # c l o c k r # a d d r e s s ( s a ) d a t a - o u t ( q ) q v l d c q c q 1 2 3 4 5 6 7 r e a d r e a d t k h k h 2 . 5 c y c l e r e a d l a t e n c y t q v l d 8 9 t k h k l t k l k h t k h k h t a v k h t k h a x t i v k h t k h i x t q v l d t c h q v t c h q x 1 t c h q z t c h c q x t c h c q v t c q h q x t c q h q v u n d e f i n e d d o n t c a r e d 2 - 1 w # d a t a - i n ( d ) d 2 - 2 d 2 - 3 d 2 - 4 d 4 - 1 d 4 - 2 d 4 - 3 d 4 - 4 t i v k h t k h i x t d v k h t k h d x b w x # b 2 - 1 b 2 - 2 b 2 - 3 b 2 - 4 b 4 - 1 b 4 - 2 b 4 - 3 b 4 - 4 a 2 a 4 w r i t e w r i t e q 1 - 0 q 1 - 1 q 1 - 2 q 1 - 3 q 3 - 0 q 3 - 1 q 3 - 2 q 3 - 3 t c h q v t c h q x t c h q x n o p is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 23 ieee 1149.1 serial boundary scan of jtag these srams incorporate a se rial boundary scan test access port (tap) controller in 165 fbga package. that is fully compliant with ieee standard 1149.1 - 2001. the tap controller operates using standard 1.8 v interface logic levels. disabling the jtag feature these srams operate witho ut using the jtag feature. to disable the tap controller, tck must be tied low (v ss ) to prevent clocking of the device. tdi and tms are internally pulled up and may be unconnected. they may alternatively be connected to v dd through a pull up resistor. tdo must be left unconnected. upon power up, the device comes up in a reset state, which does not interfere with the operation of the device. test access port signal list: test clock (tck) the test clock is to operate only tap controller. all inputs are captu red on the rising edge of tck. all outputs are driven from the falling edge of tck. test mode select (tms) the tms input is to set commands of the tap controller and is sampled on the rising edge of tck. this pin can be left unconnected at sram operation . the pin is pulled up internally to keep logic high level. test data - in (tdi) the tdi pin is to receive serially input information into the instruction and data registers. it can be connected to the input of any of the registers. the register between td i and tdo is chosen by the instruction that is loaded into the tap instruction register. for information on loading the instruction register (refer to the tap controller state diagram ) . tdi is internally pulled up and can be unconnected at sram. tdi is con nected to the most significant bit (msb) on any register. test data - out (tdo) the tdo pin is to drive serially clock data out from the jtag registers. the output is active, depending upon the current state of the tap state machine (refer to instruction co des). the output changes on the falling edge of tck. tdo is connected to the least significant bit (lsb) of any register. is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 24 tap controller state and block diagram tap controller state machine b y p a s s r e g i s t e r ( 1 b i t ) i d e n t i f i c a t i o n r e g i s t e r ( 3 2 b i t s ) i n s t r u c t i o n r e g i s t e r ( 3 b i t s ) t a p c o n t r o l l e r t d o t m s t c k t d i c o n t r o l s i g n a l s b o u n d a r y s c a n r e g i s t e r ( 1 0 9 b i t s ) . . . t e s t l o g i c r e s e t s e l e c t d r r u n t e s t i d l e 0 1 1 c a p t u r e d r 0 1 0 0 1 0 1 1 0 s h i f t d r e x i t 1 d r p a u s e d r e x i t 2 d r 1 1 u p d a t e d r 0 s e l e c t i r 1 c a p t u r e i r 0 1 0 0 1 0 1 s h i f t i r e x i t 1 i r p a u s e i r e x i t 2 i r 1 1 u p d a t e i r 0 0 0 1 0 1 0 is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 25 perf orming a tap reset a reset is performed by forcing tms high (v dd ) for five rising edges of tck. this reset does not affect the operation of the sram and can be performed while the sram is operating. at power up, the tap is reset internally to ensure that t do comes up in a high z state . tap registers registers are connected between the tdi and tdo pins and allow data to be scanned into and out of the sram test circuitry. only one register can be selected at a time through the instruction registers. data is s erially loaded into the tdi pin on the rising edge of tck and output on the tdo pin on the falling edge of tck. instruction register this register is loaded during the update - ir state of the tap controller. three - bit instructions can be serially loaded in to the instruction register. at power - up, the instruction register is loaded with the idcode instruction. it is also loaded with the idcode instruction if the controller is placed in a reset state as described in the previous section. when the tap controll er is in the capture - ir state, the two lsbs are loaded with a binary 01 pattern to allow for fault isolation of the board - level serial test data path. bypass register the bypass register is a single - bit register that can be placed between the tdi and td o balls. it is to skip certain chips without serial boundary scan. this allows data to be shifted through the sram with minimal delay. the bypass register is set low (v ss ) when the bypass instruction is executed. boundary scan register the boundary scan r egister is connected to all the input and output balls on the sram. several no connected(nc) balls are also included in the scan register to reserve other product options. the boundary scan register is loaded with the contents of the sram input and output ring when the tap controller is in the capture - dr state and is then placed between the tdi and tdo balls when the controller is moved to the shift - dr state. the extest, sample/preload, and sample z instructions can be used to capture the contents of the in put and output ring. each bit corresponds to one of the balls on the sram package. the msb of the register is connected to tdi, and the lsb is connected to tdo. identification (id) register the id register is loaded with a vendor - specific, 32 - bit code dur ing the capture - dr state when the idcode command is loaded in the instruction register. the idcode is hardwired into the sram and can be shifted out when the tap controller is in the shift - dr state. the id register has a vendor id code and other informatio n tap instruction set tap instruction set is available to set eight instructions with the three bit instruction register and all combinations are listed in the tap instruction code table. three of listed instructions on this table are reserved and must no t be used. instructions are loaded serially into the tap controller during the shift - ir state when the instruction register is placed between tdi and tdo. to execute an instruction once it is shifted in, the tap controller must be moved into the update - ir state. idcode the idcode instruction causes a vendor - specific, 32 - bit code to be loaded into the instruction register. it also places the instruction register between the tdi and tdo balls and allows the idcode to be shifted out of the device when the tap controller enters the shift - dr state. the idcode instruction is loaded into the instruction register upon power - up or whenever the tap controller is given a test logic reset state. sample z the sample z instruction connects the boundary scan register bet ween the tdi and tdo pins when the tap controller is in a shift - dr state. the sample z command puts the output bus into a high z state until the next command is supplied during the update ir state. is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 26 sample/preload sample/preload is a ieee 1149.1 basic instr uction which connects the boundary scan register between the tdi and tdo pins when the tap controller is in a shift - dr state.. a snapshot of data on the inputs and output balls is captured in the boundary scan register when the tap controller is in a shift - dr state . the user must be aware that the tap controller clock can only operate at a frequency up to 20 mhz, while the sram clock operates significantly faster. because there is a large difference between the clock frequencies, it is possible that during the capture - dr state, an input or output will undergo a transition. the tap may then try to capture a signal while in transition. this will not harm the device, but there is no guarantee as to the value that will be captured. repeatable results may not be possible. to ensure that the boundary scan register will capture the correct value of a signal, the sram signal must be stabilized long enough to meet the tap controllers capture setup plus hold time. the sram clock input might not be captured correctly i f there is no way in a design to stop (or slow) the clock during a sample/ preload instruction. if this is an issue, it is still possible to capture all other signals and simply ignore the value of the ck and ck# captured in the boundary scan register. onc e the data is captured, it is possible to shift out the data by putting the tap into the shift - dr state. this places the boundary scan register between the tdi and tdo balls. preload places an initial data pattern at the latched parallel outputs of the bou ndary scan register cells before the selection of another boundary scan test operation. the shifting of data for the sample and preload phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in . bypass when the bypass instruction is loaded in the instruction register and the tap is placed in a shift - dr state, the bypass register is placed between tdi and tdo. the advantage of the bypass instruction is that it shortens the boundary sca n path when multiple devices are connected together on a board. private do not use these instructions. they are reserved for future use and engineering mode. extest the extest instruction drives the preloaded data out through the system output pins. this instruction also connects the boundary scan register for serial access between the tdi and tdo in the shift - dr controller state. ieee standard 1149.1 mandates that the tap controller be able to put the output bus into a tri - state mode. the boundary scan r egister has a special bit located at bit #109. when this scan cell, called the extest output bus tri - state, is latched into the preload register during the update - dr state in the tap controller, it directly controls the state of the output (q - bus) pins, when the extest is entered as the current instruction. when high, it enables the output buffers to drive the output bus. when low, this bit places the output bus into a high z condition. this bit can be set by entering the sample/preload or extest command, and then shifting the desired bit into that cell during the shift - dr state. during update - dr, the value loaded into that shift - register cell latches into the preload register. when the extest instruction is entered, this bit directly controls the output q - bus pins. note that this bit is pre - set low to enable the output when the device is powered up, and also when the tap controller is in the test - logic - reset state. jtag dc operating characteristics (over the operating temperature range , v dd =1.8v5% ) parame ter symbol min max units notes jtag input high voltage v ih1 1.3 v dd +0.3 v jtag input low voltage v il1 C oh1 1.4 - v |i oh1 | = 2ma jtag output low voltage v ol1 - 0.4 v i ol1 = 2m a jtag output high voltage v oh2 1.6 - v |i o h 2 | =100u a jtag output low voltage v ol2 - 0.2 v i ol 2 =100ua jtag input leakage current i lijtag - 100 +100 u a 0 vin vdd lojtag - 5 +5 u a 0 vout vdd notes: 1. all voltages referenced to vss (gnd) ; all jtag inputs and outputs are lvttl - compatible . is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 27 jtag ac test conditions (over the operating temperature range, v dd =1.8v5%, v ddq =1.5v/1.8v ) parameter symbol conditions units input pulse high level v ih1 1.3 v input pulse low level v il1 0.5 v input rise time t r1 1.0 ns input fall time t f1 1.0 ns input and output timing reference level 0.9 v jtag ac characteri stics (over the operating temperature range, v dd =1.8v5%, v ddq =1.5v/1.8v ) parameter symbol min max units tck cycle time t thth 50 C thtl 20 C tlth 20 C mvth 5 C thmx 5 C dvth 5 C thdx 5 C cvth 5 C thcx 5 C tlov C tlqx 0 C note: see ac test loading (c) jtag timing diagram t c k t m s t t h t h t t h t l t t l t h t t h m x t m v t h t d i t d o t t l o v t t h d x t d v t h t t l o x is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 28 instruction set code instruction tdo output 000 extest boundary scan register 001 idcode 32 - bit identification register 010 sample - z boundary scan register 011 private do not use 100 sample (/preload) boundary scan register 101 private do not use 1 10 private do not use 111 bypass bypass register id register definition revision number (31:29) part configuration (28:12) vendor id code (11:1) start bit (0) 000 0t def0wx0 1p q l bt s0 00011010101 1 part configuration definition: 1. def = 001 for 18mb, 010 for 36mb, 011 for 72mb 2. wx = 11 for x36, 10 for x18 3. p = 1 for ii+(quad - p/ddr - iip) , 0 for ii(quad/ddr - ii) 4. q = 1 for quad, 0 for ddr - ii 5. l = 1 for rl=2.5, 0 for rl2.5 6. b = 1 for burst of 4, 0 for burst of 2 7. s = 1 for separate i/o, 0 for common i/o 8. t = 1 for odt option, 0 for no odt option is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 29 boundary scan exit order order pin id order pin id order pin id 1 6r 37 10d 73 2c 2 6p 38 9e 7 4 3e 3 6n 39 10c 75 2d 4 7p 40 11d 76 2e 5 7n 41 9c 77 1e 6 7r 42 9d 78 2f 7 8r 43 11b 79 3f 8 8p 44 11c 80 1g 9 9r 45 9b 81 1f 10 11p 46 10b 82 3g 11 10p 47 11a 83 2g 12 10n 48 10a 84 1h 13 9p 49 9a 85 1j 14 10m 50 8b 8 6 2j 15 11n 51 7c 87 3k 16 9m 52 6c 88 3j 17 9n 53 8a 89 2k 18 11l 54 7a 90 1k 19 11m 55 7b 91 2l 20 9l 56 6b 92 3l 21 10l 57 6a 93 1m 22 11k 58 5b 94 1l 23 10k 59 5a 95 3n 24 9j 60 4a 96 3m 25 9k 61 5c 97 1n 26 10j 62 4b 98 2m 27 11j 63 3a 99 3p 28 11h 64 2a 100 2n 29 10g 65 1a 101 2p 30 9g 66 2b 102 1p 31 11f 67 3b 103 3r 32 11g 68 1c 104 4r 33 9f 69 1b 105 4p 34 10f 70 3d 106 5p 35 11e 71 3c 107 5n 36 10e 72 1d 108 5r 109 internal notes: 1. nc pins as defined on the fbga ball assignments are read as dont cares. 2. sta te of internal pin (#109) is loa ded via jtag is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 30 ordering information commercial range: 0c to +70 c speed order part no. organization package 450 mhz is61qdp b4512 36a/a1/a2 - 450m3 512kx36 165 fbga (15x17 mm) is61qdp b4512 36a/a1/a2 - 450m3l 512kx36 165 fbga (15x17 mm), lead free is61qdp b41 m18a/a1/a2 - 450m3 1mx18 165 fbga (15x17 mm) is61qdp b41 m18a/a1/a2 - 450m3l 1mx18 165 fbga (15x17 mm), lead free 400 mhz is61qdp b45 12 36a/a1/a2 - 400m3 512kx36 165 fbga (15x17 mm) is61qdp b4512 36a/a1/a2 - 400m3l 512kx36 165 fbga (15x17 mm), lead free is61qdp b41 m18a/a1/a2 - 400m3 1mx18 165 fbga (15x17 mm) is61qdp b41 m18a/a1/a2 - 400m3l 1mx18 165 fbga (15x17 mm), lead free 333 mhz is61qdp b4 512 36a/a1/a2 - 333m3 512kx36 165 fbga (15x17 mm) is61qdp b4512 36a/a1/a2 - 333m3l 512kx36 165 fbga (15x17 mm), lead free is61qdp b41 m18a/a1/a2 - 333m3 1mx18 165 fbga (15x17 mm) is61qdp b41 m18a/a1/a2 - 333m3l 1mx18 165 fbga (15x17 mm), lead free 300 mhz is61qdp b 4512 36a/a1/a2 - 300m3 512kx36 165 fbga (15x17 mm) is61qdp b4512 36a/a1/a2 - 300m3l 512kx36 165 fbga (15x17 mm), lead free is61qdp b41 m18a/a1/a2 - 300m3 1mx18 165 fbga (15x17 mm) is61qdp b41 m18a/a1/a2 - 300m3l 1mx18 165 fbga (15x17 mm), lead free commercial ra nge: 0c to +70 c speed order part no. organization package 450 mhz is61qdp b4512 36a/a1/a2 - 450b4 512kx36 165 fbga (13x15 mm) is61qdp b4512 36a/a1/a2 - 450b4l 512kx36 165 fbga (13x15 mm), lead free is61qdp b41 m18a/a1/a2 - 450b4 1mx18 165 fbga (13x15 mm) is 61qdp b41 m18a/a1/a2 - 450b4l 1mx18 165 fbga (13x15 mm), lead free 400 mhz is61qdp b4512 36a/a1/a2 - 400b4 512kx36 165 fbga (13x15 mm) is61qdp b4512 36a/a1/a2 - 400b4l 512kx36 165 fbga (13x15 mm), lead free is61qdp b41 m18a/a1/a2 - 400b4 1mx18 165 fbga (13x15 mm) is61qdp b41 m18a/a1/a2 - 400b4l 1mx18 165 fbga (13x15 mm), lead free 333 mhz is61qdp b4512 36a/a1/a2 - 333b4 512kx36 165 fbga (13x15 mm) is61qdp b4512 36a/a1/a2 - 333b4l 512kx36 165 fbga (13x15 mm), lead free is61qdp b41 m18a/a1/a2 - 333b4 1mx18 165 fbga (13x15 mm) is61qdp b41 m18a/a1/a2 - 333b4l 1mx18 165 fbga (13x15 mm), lead free 300 mhz is61qdp b4512 36a/a1/a2 - 300b4 512kx36 165 fbga (13x15 mm) is61qdp b4512 36a/a1/a2 - 300b4l 512kx36 165 fbga (13x15 mm), lead free is61qdp b41 m18a/a1/a2 - 300b4 1mx18 165 fbga (13x15 mm) is61qdp b41 m18a/a1/a2 - 300b4l 1mx18 165 fbga (13x15 mm), lead free is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 31 industrial range: - 40c to +85 c speed order part no. organization package 450 mhz is61qdp b4512 36a/a1/a2 - 450m3 i 512kx36 165 fbga (15x17 mm) is61qdp b4512 36a/a1/a2 - 450m3l i 512kx36 165 fbga (15x17 mm), lead free is61qdp b41 m18a/a1/a2 - 450m3 i 1mx18 165 fbga (15x17 mm) is61qdp b41 m18a/a1/a2 - 450m3l i 1mx18 165 fbga (15x17 mm), lead free 400 mhz is61qdp b4512 36a/a1/a2 - 400m3 i 512kx36 165 fbga (15x17 mm) is61qdp b4512 36a/a1/a2 - 400m3l i 5 12kx36 165 fbga (15x17 mm), lead free is61qdp b41 m18a/a1/a2 - 400m3 i 1mx18 165 fbga (15x17 mm) is61qdp b41 m18a/a1/a2 - 400m3l i 1mx18 165 fbga (15x17 mm), lead free 333 mhz is61qdp b4512 36a/a1/a2 - 333m3 i 512kx36 165 fbga (15x17 mm) is61qdp b4512 36a/a1/a2 - 333m 3l i 512kx36 165 fbga (15x17 mm), lead free is61qdp b41 m18a/a1/a2 - 333m3 i 1mx18 165 fbga (15x17 mm) is61qdp b41 m18a/a1/a2 - 333m3l i 1mx18 165 fbga (15x17 mm), lead free 300 mhz is61qdp b4512 36a/a1/a2 - 300m3 i 512kx36 165 fbga (15x17 mm) is61qdp b4512 36a/a1/a2 - 300m3l i 512kx36 165 fbga (15x17 mm), lead free is61qdp b41 m18a/a1/a2 - 300m3 i 1mx18 165 fbga (15x17 mm) is61qdp b41 m18a/a1/a2 - 300m3l i 1mx18 165 fbga (15x17 mm), lead free industrial range: - 40c to +85 c speed order part no. organization package 450 mhz is61qdp b4512 36a/a1/a2 - 450b4 i 512kx36 165 fbga (13x15 mm) is61qdp b4512 36a/a1/a2 - 450b4l i 512kx36 165 fbga (13x15 mm), lead free is61qdp b41 m18a/a1/a2 - 450b4 i 1mx18 165 fbga (13x15 mm) is61qdp b41 m18a/a1/a2 - 450b4l i 1mx18 165 fbga (13x15 mm), lead free 400 mhz is61qdp b4512 36a/a1/a2 - 400b4 i 512kx36 165 fbga (13x15 mm) is61qdp b4512 36a/a1/a2 - 400b4l i 512kx36 165 fbga (13x15 mm), lead free is61qdp b41 m18a/a1/a2 - 400b4 i 1mx18 165 fbga (13x15 mm) is61qdp b41 m18a/a1/a2 - 400b4l i 1mx18 165 fbga (13x15 mm), lea d free 333 mhz is61qdp b4512 36a/a1/a2 - 333b4 i 512kx36 165 fbga (13x15 mm) is61qdp b4512 36a/a1/a2 - 333b4l i 512kx36 165 fbga (13x15 mm), lead free is61qdp b41 m18a/a1/a2 - 333b4 i 1mx18 165 fbga (13x15 mm) is61qdp b41 m18a/a1/a2 - 333b4l i 1mx18 165 fbga (13x15 mm) , lead free 300 mhz is61qdp b4512 36a/a1/a2 - 300b4 i 512kx36 165 fbga (13x15 mm) is61qdp b4512 36a/a1/a2 - 300b4l i 512kx36 165 fbga (13x15 mm), lead free is61qdp b41 m18a/a1/a2 - 300b4 i 1mx18 165 fbga (13x15 mm) is61qdp b41 m18a/a1/a2 - 300b4l i 1mx18 165 fbga (13x1 5 mm), lead free is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 32 package drawing C 1 5 x1 7 x1. 4 bga is61qdpb41m18a/a1/a2 IS61QDPB451236A/a1/a2 integrated sili con solution, inc. - www.issi.com rev. b 10/02/2014 33 package drawing C 13x15x1. 4 bga |
Price & Availability of IS61QDPB451236A
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |